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ABSTRACT
The purpose of this contract was to develop a breadboard
design of a single-phase inverter with sinusoidal output
voltage for a three-phase power generation and distribu-
tion system. This study was performed by Dr. S. Lindena
of Xerox/Electro-Optical Systems. Dr. G. Wester of the
Jet Propulsion Laboratory was the technical monitor.
The three-phase system will consist of three single-phase
inverters, whose output voltages are connected in a delta
configuration. Upon failure of one inverter the two re-
maining inverters will continue to deliver three-phase
power. Parallel redundancy as offered by two three-phase
inverters is substituted by one three-phase inverter assem-
bly with a high savings in volume, weight, components count
and complexity and a considerable increase in reliability.
To accomplish this goal this study proved that a current-
fed single-phase sinusoidal inverter meets all of the tech-
nical requirements to accomplish above stated operational
requirements.
These requirements are:
1. Each single-phase, current-fed inverter must be
capable of being synchronized to a three-phase
reference system such that its output voltage
remains phaselocked to its respective reference
voltage.
2. Each single-phase, current-fed inverter must be
capable of accepting leading and lagging power
factors over a range from -0.7 through 1 to +0.7
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3. Each single phase current-fed inverter must
deliver a regulated sinusoidal output voltage
with a total distortion of less than 10 per-
cent under various conditions of load power
factor, load level, load changes and input
voltage variations.
The study was performed on a single-phase inverter
only as each of the three inverters in a three-phase
system must have identical characteristics and must be
capable of maintaining operation with respect to its
reference phase only. No master-and-slave phase rela-
tion is being used and allows upon failure of any one
inverter to maintain a three-phase system.
This report also presents the design equations for a
current fed inverter and describes the operation of
the power stage and the control circuit. It further-
more derives the operational requirements of single-
phase inverters which operate in a three-phase system
with all three inverters or only two inverters in
operating condition.
From the theoretical and experimental investigations
the following conclusions can be drawn:
1. The current-fed sinusoidal inverter is capable
of both delivering a sinusoidal output voltage
and without preloading can operate into any
power factor over the full range from a 90 de-
gree leading to a 90 degree lagging power
factor.
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2. It can maintain virtually zero phase lock posi-
tion with respect to a synchronizing reference
signal and each inverter can therefore operate
independently from a normally required master
phase.
3. In an open V connection the current-fed inverter
can supply a three phase system.
4. Failure of any one phase allows to maintain an
operational three phase system and a block redun-
dant system is not required.
5. The current-fed inverter is an efficient conver-
sion approach. Efficiency, however, drops with
an increase of input voltage swing and with lower
power factors.
iv
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INTRODUCTION
Spacecraft power distribution systems must have a high degree of reliability
and hence a rather low failure rate. If a failure does occur the objec-
tives of the spacecraft mission may not be achievable at all or only partial
objectives may be accomplished. The general approach in overcoming this
problem has been in the use of stand-by, block redundant, systems. This
simply implies that a complete conversion system of full power capability
is carried along and is ready to take over all functions of the failed "box."
This approach does work satisfactorily and therefore has been the main
approach. The penalties for this approach, however, are quite severe if we
consider that space and weight are twice as much as that of one system.
There have been, and there still are, under investigation some "self-healing"
systems which are capable of replacing a failed part or sub-circuits only.
Due to the complexity and magnitude to which "spare circuits" were carried
along, this approach so far has not gained much favor.
Another approach using parallel redundancy has been implemented successfully
and appears to offer several advantages if it can meet some additional
conditions:'
1) In a conversion system which consists of two or more parallel operating
converters the failure of one converter should not disable the conversion
system completely but should be capable of continuing to operate at a
reduced power capability.
2) If possible the failed converter which delivered part of the full power
should be replaced by a stand-by converter. In the case of two parallel
converters one carries a spare part with a capability of 50% of the total
power. In a converter or inverter with three conversion channels one
would carry only one spare channel with a capability of only one third
of the total power requirement.
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It becomes apparent that this approach can be lighter than two complete
block redundant systems and yet offers the same reliability.
The theoretical and experimental investigation into the capabilities of
the single phase current-fed inverter proved that this inverter can indeed
maintain a three-phase distribution system even if any one of the three
phases (inverters) fails. The key to the performance, is the capability
of the current-fed inverter to handle any power factor, maintain a sinus-
oidal waveshape and shift the base drive in such a manner that upon appli-
cation of any power factor the output voltage remains in phase with a
reference phase.
As each of the three phases has its own reference phase no master channel
is required and any one phase may fail resulting in an open V-connection
which is still capable of delivering three-phase power.
These performance requirements of the current-fed inverter have been in-
vestigated, studied and verified on a single phase inverter and yield a
solid basis for follow-on work on a complete three-phase system.
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SECTION 1
THE GOAL AND THE PERFORMANCE PREREQUISITES
The goal for a three phase distribution system is the capability upon loss
of one phase to maintain three phase operation at reduced .output power.
In a three phase power generation and distribution system, several combinations
of connections on the primary and the secondary side are possible. The
following connections are possible: a) Star-Star
b) Star-Delta
c) Delta-Star
d) Delta-Delta
Furthermore, the individual phases can be contained on three single phase
transformers or on one three phase transformer. In addition in any star
connection one may consider a three wire (Neutral floating) or a four wire
system (Neutral fixed or floating). Under the assumption that upon failure
of one phase the system must remain operative.only two output connections
are meeting this requirement. They are the four wire star with fixed
neutral and the delta output connection. Of these two connections let us
pay some closer attention to the latter one: the delta output connection.
Figure 1-1 shows the voltage vector diagrams of a three phase system with
three individual transformers (3 channel, 3 phase system). On the left
side all three phases are active. On the right side,phase C failed and
is missing. As the secondary vector diagram shows phases A and B main-
tained voltage and phase relation but vector C is now the vector sum of
phase A and B and though the magnitude is the same,the phase relation of
phase C has changed by 180 as shown in dashed lines. As far as the
outside.is concerned the three phase system is still fully available at the
"corners of the vector triangle." The only difference appears to be that
no longer three channels but rather two channels in a V-connection (vectors A
and B on the secondary side) establish the three phase system. The total
available power will therefore decrease by at least the power of one channel.
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There is, however, a much more important change which can best be under-
stood if we connect a resistive load across the dashed-line phase in figure 1-1,
lower right side. This is, of course, a condition which will rarely exist
as normally some load will be present on the other phases, but it lets us
see immediately a requirement which any inverter has to meet if it operates
in the open V configuration.
A resistive load across the dashed voltage vector C causes a current flow
in phase with this voltage; i.e., as the voltage vector is shown @ +120 ,
the current vector will also have a phase @ +120 polar angle. This current
is, however, delivered by the phase voltages A and B which at this moment
have polar angles of +60 and +180 , respectively. As the resistive current
has at this moment a phasing of 120 it shows that phase A is carrying this
current with a lagging angle of 60 and phase B carries this current with a
leading angle of 60 .
If one assumes that under the same conditions as above (phase C disabled)
three resistive and equal loads are connected across the remaining two
active phases A and B and the inactive phase C, then phases A and B each
will deliver equal current at a magnitude 1.73 times larger than the
resistive current. In the case of phase A this current will lag the phase
voltage by 30 and in the case of phase B this current will lead the phase
voltage by 30 . In both cases a resistive load causes leading and lagging
power factors and an overload of 73% in the two remaining active phases.
Derating is therefore required.
From these observations we learn the important requirements that a three
phase power generation and distribution system which must be capable of
maintaining derated operation upon failure of one phase or channel must
have the following inherent characteristics:
a) It must maintain the phase displacements.
b) Each phase must be capable of handling both leading and lagging
power factors.
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A) ALL PHASES ACTIVE
PRIMARY
SECONDARY
B
B) PHASE C FAILED
PRIMARY
Figure 1-1. Vector Diagram of a 30 System \-A With and Without Loss
of one Phase.
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c) In case of failure of one phase the remaining phases must be
protected against overload.
d) In the case of pure resistive load on all three phases, sinusoidal
voltages and currents, and upon failure of one phase the total power
capability will be reduced by a factor of v3.
e) If the voltages are sinusoidal and if pulse-width modulation is
used to generate and regulate these voltages, additional output
power derating is required upon failure of one phase. (The
reason for this is an increase of input rms current as function
of power factor.)
Of all above mentioned requirements, the capability of handling any power
factor is the most important one. It is, therefore, advisable to investi-
gate and compare the capabilities of the two types of inverters. These
two types of inverters are
a) the voltage-fed inverter
b) the current-fed inverter.
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SECTION 2
DESIGN CONSIDERATIONS
This section contains the analyses and design considerations of the two
basic static inverter types which are presently used in inversion circuits.
The two inverter types considered are:
a. Voltage-fed
b. Current-fed
These terms are defined as follows:
a. A voltage-fed inverter is any inverter in which the design of the
circuit connects the dc voltage source through semiconductor
switches, directly to the primary of the transformer.
b. A current-fed inverter is any inverter in which the design of
the circuit forces a constant current to flow through the semi-
conductor switches and through the primary of the transformer
during the full conduction period of the switches; regardless
of the source voltage waveform, the load variations, or the
power factor conditions.
The current-fed inverter was considered for the feasibility study to solve
two significant problems.
1. The current-fed inverter can handle power factor
It can be designed to operate into any power factor load that
varies from leading to lagging, down to zero, without preloading
the inverter, or adding power factor correction filters. In
addition, a current-fed inverter, designed to handle power fac-
tors down to only 0.7 to 0.8 will not be damaged by power factor
transients down to zero. These transients may be of considerable
duration; in the order of several minutes. Of most significance •
is the fact that these power factor transients can be of suffi-
cient duration to .start a spin motor, or to permit other typical
ac electrical system functions to occur, that may load the inver-
ter with transient power factors beyond its design range. This
feature alone makes the current-fed inverter an excellent
candidate.
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2. The current-fed inverter is inherently free of conducted and
radiated EMI
It is well known that the largest single causes of EMI in a
static inverter are sudden changes in the current waveforms
within the inverter, as switching occurs. The very nature of
the current-fed principle is the prevention of sudden changes
in current waveforms in the inverter, and the maintenance of
an even level of current flow. This principle, by its very
nature, solves a big part of the inverter EMI problem.
The following subsections will discuss, in general terms, the well known
and accepted saturated switch-type voltage-fed inverter, and will detail
some of its inherent technical failings. The current-fed principle will
then be explained and a description presented of how this concept elimi-
nates some of the undesirable circuit limitations of the voltage-fed
inverter.
2.1 THE VOLTAGE-FED INVERTER
The voltage-fed inverter circuit is the generally accepted circuit
employed in most of today's static inverter designs. A power source
is connected through a pair of semiconductor switches, into the ends
of a center-tapped transformer primary. For the purposes of our dis-
cussion, let us suppose that the power source is a battery, with more
than ade'quate capacity, and with a source impedance so low that it is
negligible for discussion purposes. A schematic presentation of the
voltage-fed inverter would be as illustrated in Figure 2-1.
When SI is closed, the full source voltage (minus the semiconductor
saturation losses, which we will ignore) will appear across the AB
primary of the transformer Tl, and conversely, when S2 is closed, the
full source voltage will appear across the BC primary.
The switching drive circuit alternately saturates and cuts-off the
semiconductor switches, causing an alternating voltage to be generated
across the windings of transformer Tl, and to be delivered to the load.
The power source voltage is directly impressed onto the primary of
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SWITCHING
DRIVE
CIRCUIT
Tl
SI
POWER SOURCE
d'l'l'l' II B.
/ S2
LOAD
Figure 2-1. Basic Voltage-Fed Inverter Circuit
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transformer Tl, and therefore, the voltage across the transformer is
always a square wave, no matter what the load and no matter how the
load power factor varies. The current waveform in the primary of Tl
is a different story. It is affected by changes in load, the most
important to this discussion, it is affected by changes in power factor.
2.1.1 The Effects of Power Factor
Consider the current waveform in the primary of Tl, under various power
factor conditions. Also compare the current waveform (in phase relation-
ship), to the voltage impressed by the power source across the primary
of Tl, when the load is a pure resistive load (power factor 1.0). This
comparison reveals waveforms as illustrated in Figure 2-2.
The current waveform will be identical to the voltage waveform. It can
be seen that each switch is conducting a full 180 degrees, and the current
through the switch, and through the transformer primary, is as high as
required to deliver the power demanded by the load. The power delivered
by each switch through the transformer primary, is represented by
P = jEIdt. When the voltage and current are both in-phase, and square
in waveform, then the cross hatched areas in the current waveforms are
proportional to the power delivered by each semiconductor switch.
An ac power source that is operating into a power factor load is deliv-
ering power to the load, and then receiving power back from the load.
This function occurs with each half-cycle. Power is pushed into the
load, and then received back from the load. If the ac power source is
really a dc source used to operate a static inverter, then the inverter
still has to be capable of delivering power to the power factor load,
and receiving power back from the load. Any voltage-fed inverter opera-
ting into power factor loads uses the principle of holding the voltage
fixed (in-phase) relative to the switch conduction time, while the
current is forced to shift in phase, and consequently, the current
must fluctuate from positive to negative. Because of this, a voltage-
fed inverter must have the capability of pushing power into
2-4
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power factor loads, and then permitting that power to pass back through
the inverter into the power source, or it must dissipate the return power
on the load side of the inverter.
With the above principle in mind, let us look at an extreme case, with
a completely inductive load (power factor zero lagging). When we com-
pare the phase relation of the voltage waveform across the primary of
Tl, and the current waveform through the primary of Tl, this comparison
would appear as simplified in Figure 2-3.
When the voltage-fed inverter is faced with the problem of operating
into an inductive load, the power that the load attempts to feed back
into transformer Tl affects the current waveform in the primary. Semi-
conductor switch SI should begin conduction at the 0 conduction angle,
but the inductive load is attempting to force a reverse current flow
through the switch. Because all semiconductor switches are unidirec-
tional, the switch will block the required reverse current. This
interruption of the current flow from the load, when it is at its
maximum point, will cause a reverse voltage spike to build up on the
primary of Tl and this spike will rise until it exceeds the semicon-
ductor switch rating. In theory, the spike could rise to an infinite
voltage, and therefore, the voltage rating of the semiconductor switch
is of no consequence. When switch S2 attempts to conduct, at the 180
conduction angle, the same conditions occur.
The energy that the inductive load must feed back into the inverter is
represented in Figure 2-3, by the dotted areas in the current waveform.
There are only two ways that this energy can be handled. It must either
be passed back through the inverter into the power source, or it must
be dissipated on the load side of the inverter.
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Dissipating the power that the inductive load must feed back, can be
done simply by adding a resistor across the inverter output. In essence,
this is pre-loading the inverter, and the pre-load resistor will provide
a path for the stored energy in the inductive load.
The load on the inverter therefore appears as an RL load instead of a
purely inductive load. Basically, it increases the power factor. This
method is very inefficient, and is usually considered acceptable only
in very low power inverters.
An alternate consideration would be adding a capacitor to the resistor,
and making it an RC network.
A calculation of the losses that will occur in this RC network will
show that they are the same as for the pre-load resistor.
Another alternative is to use a back-to-back zener diode arrangement
called a de-spiking network. This circuit does exactly the same thing,
it dissipates the power feed back from the load.
\
Another form of pre-load can be accomplished by designing transformer Tl
so that it generates considerable internal losses. This will accomplish
the same end as the pre-load resistor, and it will incur the same penalty
in inverter efficiency^ size and weight.
All of these approaches (Ref. Figure 2-4) have one thing in common. They
dissipate power that the inductive load must feed back into the inverter.
The end result is an inverter with poor efficiency, and an inverter that
must deliver much more power than is required by the load alone. The
inverter size, weight and cost escalate accordingly.
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Figure 2-4. Typical Circuits to Dissipate Energy Feed-back
from Inductive Loads
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Several circuit design methods are used to preserve the energy from the
inductive load, and pass it back through the inverter, into the.power
source. The purpose, of course, is to prevent voltage spikes caused by
interrupting the current flow. The basic principle of these circuits
is illustrated in Figure 2-5.
An additional secondary winding has been added to transformer Tl. Flow
of power from the power source through this additional secondary winding
is prevented by diodes CRl and CR2. During operation of the inverter
into resistive loads, the number of turns on the additional secondary
are adjusted, so that the voltage generated between.points D and E is
always less than the voltage across the power source.
When the inverter is operating into an inductive load, the energy from
the load will cause the same reverse voltage to build up, but as soon
as the voltage build-up between points D and E exceeds the power source
voltage, the energy will be dumped back into the power source. After
the dissipation of energy into the power source has occurred on each
half-cycle, the semiconductor switches can begin their conduction. This
can be seen in a re-examination of Figure 2-3. The dotted areas in the
current waveforms are proportional to the power that the inductive load
must feed back, and the cross-hatched areas are proportional to the
power that the semiconductor switches must deliver.
Inductive energy dump circuits are all variations on this basic theme.
A common variation is to use taps on the primary winding A-B-C (Fig. 2-1)
of transformer Tl, instead of creating a separate secondary winding.
The most commonly seen solution to handling an inductive power factor
with a voltage-fed inverter is simply using a larger inverter to drive
a small power factor load. An example could be, using a 500 VA inver-
ter to operate a 100 VA inductive load. This is really a form of pre-
loading the inverter to dissipate the inductive energy that must be fed
2-10
SWITCHING
DRIVE
CIRCUIT
POWER SOURCE
l l
< E
Tl
B
CR1
-H-
CR2
LOAD
Figure 2-5. Typical Circuit to Transfer Energy from Inductive Loads
into the Power Source
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back from the load. The preloading, in this case, is simply the internal
power loss in the oversized inverter. The inverter, with its larger
internal losses, causes the power factor load to become a smaller pro-
portion to the inverter.
The inductive power factor load creates other problems, relative to
the utilization of the semiconductor switches. Referencing Figure 2-3,
current waveform, consider the time required to discharge the inductive
load. Approximately half of the conduction time (from 0 degrees to near
90 degrees) is required, and semiconductor switch SI could not begin
conducting until its allotted conduction time was approximately 507»
completed. When conduction begins, the current waveform rises in a
quasi-triangular slope as the power is delivered to the inductive load.
It can be seen in the Figure 2-3 voltage waveform, that the power source
voltage across the primary of transformer Tl retains its square waveform.
The power through each switch is presented by W = jEIdt. In Figure 2-3
E is constant and therefore the power delivered by each switch through
the transformer primary is proportional to the Idt area cross-hatched
under the current waveform triangle.
If the average power delivered by each switch in Figure 2-3 is to be
the same as the average power delivered by each switch in Figure 2-2,
it becomes apparent that the peak current of the semiconductor switches
will have to be much greater, to deliver the same amount of power.
Semiconductor switch utilization in the voltage-fed inverter is, there-
fore, inherently poor when the inverter operates into inductive power
factor loads. The current rating of the semiconductors has to be dis-
proportionately large because of this poor utilization. In a voltage-
fed inverter, there is no way of improving the switch conduction time,
or its conduction current waveform, under inductive load conditions.
There is an additional problem of the utilization of transformer Tl.
We have established that the semiconductor switches cannot conduct
current as desired during 180 conduction time, and therefore, the
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peak current through the switch must be correspondingly higher. This
means that the peak current through the primary of transformer Tl must
be higher. A rough estimation, (based on the simplified diagram illus-
trated in Figure 2-3) shows, that to obtain the same average current
into the primary of Tl, the peak current will be four times as great.
Therefore, the transformer RMS current would be twice as great, and
the wire sizes and construction of the transformer would have to be
correspondingly larger.
To illustrate this, the table in Figure 2-6 shows the relationships of
peak current to RMS current and to average current, in the transformer.
It is apparent that transformer utilization in the voltage-fed inverter
is inherently poor when the inverter operates into inductive power fac-
tor loads. The RMS power handling capabilities of the transformer has
to be correspondingly large because of this poor utilization. In a
voltage-fed inverter there is no way of improving the transformer uti-
lization under inductive power factor loads.
Since the inverter must deliver power into a power factor load, then
receive it back, consider effects of a capacitive load on the voltage-
fed inverter. At the extreme case, with a completely capacitive load
(power factor zero leading) compare the phase relation of the voltage
waveform across the primary of Tl, and the current waveform through
the primary of Tl. This comparison would appear as simplified in
Figure 2-7.
A capacitive load changes the current waveform through the primary of
Tl, but the voltage waveform remains unaffected. The voltage waveform
remains a square wave, but current spikes now appear in the primary each
time the semiconductor switches being to conduct. When the switches
begin conducting, they are supplying power in to reverse charge the
capacitor, through a very low impedance. With the voltage constant,
the current rises to extremely high levels until the capacitor, as it
2-13
CURRENT WAVESHAPES WITH PEAK AVERAGE RMS
CONSTANT AVERAGE VALUE . CURRENT CURRENT CURRENT
-B-TIME
0«
0° 90°
60°
180° j
45°
Figure 2-6. Table of Transformer Current Relationships
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charges, begins to represent a rising impedance in the load. Until the
capacitor charge rises, there is very little impedance to limit the current
inrush, other than the resistance in the transformer wire and the satura-
tion resistance of the semiconductor switches.
Because the current levels can rise to extremely high values as each
2switch begins to conduct, the I R losses in the inverter can rise to
very high values, and a consequent reduction in efficiency.
The high peak currents cause transistor switches to exceed the drive
power capability, and therefore pull out of saturation into a high-
dissipation mode of operation. SCR switches simply generate instan-
taneous hot-spots due to the extremely high peak currents.
In addition, transformer utilization is decreased because of the high
peak currents.
There are no known circuit designs that can be employed by the voltage-
fed inverter to enable it to handle capacitive power factor other than
the insertion of impedances in the output, to limit the current. Again,
the effect on total inverter efficiency, size and weight may result in
a very large voltage-fed inverter to drive a very small capacitive load.
The addition of filter in the inverter output to obtain a sine wave
will alleviate the capacitive power factor problem to a degree, but it
is still a major problem for the voltage-fed inverters. The use of power
factor corrective filters will also work, but now the inverter is limited
to its operating power factor load point, and cannot operate over a range
of power factors.
The principles of power factor operation discussed here are only the
basic problems inherent in the voltage-fed inverter design. There are
many complicating factors that cause the problems, as discussed, to
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become much more complex and difficult to understand. Typical of the
complicating factors is the fact that the input power source does not
have an infinitely low impedance as assumed in our first statements.
Input impedance and input voltage fluctuations may cause additional
problems. The inverter seldom operates alone from the battery. Other
equipment on the dc input bus restrict the ripple current that the
inverter can feed back onto the bus. This forces the use of an LC
filter in the input power line.
With the addition of the input filter, we have no reservoir to use
for the vital function of pulling power out of, and dumping power
back into. To compensate for this, we have to size the capacitor
of the LC input filter to a sufficiently large size to permit us
to use it as our required reservoir. When we do this, we have the
problem of even more complex source impedances.
Losses within the inverter, coupling problems, load changes and other
factors all have an impact on the inverter's power factor operation.
The following conclusions were derived from the analysis.
a. It can be designed, within limited range, to operate into
inductive loads.
b. It cannot be designed to operate, with high efficiency, into
. capacitive power factors.
c. Exceeding the power factor design limits even for limited
transient periods of time will usually have catastrophic
results.
d. It will always be larger, heavier and less efficient when
it is designed to operate into power factor loads, than an
inverter of the same VA rating operating into purely resis-
tive loads (or than a current-fed inverter of the same VA
rating).
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2.1.2 Methods of Regulation
Many methods have been developed to provide a means of regulating static
inverters. There have been three practical methods evolved from among
the many used. These three basic methods of regulation are seen most
often in static inverter designs. They are:
a. Pulse-width modulation of the inverter switches.
b. Regulation of the voltage input to the inverter.
c. Use of two inverters in buck-boost mode to supply one output.
It would appear on the first examination, that pulse-width modulation
would be the ideal way to achieve regulation in the inverter. This
would involve controlling the conduction time of the semiconductor
switches, and vary that conduction time to adjust the power delivered
by the switches.
Figure 2-8 illustrates the principle. The power delivered by each
switch is W = jEIdt. In the case of pulse-width modulation, t becomes
the variable that determines the power delivered. An increase in t will
deliver more power during each switching cycle, and a decrease in t will
deliver less.
The many advantages to pulse-width modulation are obvious. The high
power current needs to be handled by only one section (an inverter sec-
tion) , instead of by two sections (a regulator and an inverter section).
The total component parts count for a pulse-width modulation regulated
inverter can be lower than an inverter regulated by either of the other
methods, and the circuitry less complex. These advantages improve
reliability and reduce cost.
Figure 2-8 shows that a zero-voltage dwell time occurs between the
periods when the semiconductor switches are conducting. This zero
voltage dwell time is a period of time when both switches are cut-
off and no current is flowing in the primary of transformer Tl.
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The circulating currents required by the output filter section are blocked.
This single problem has deterred many inverter designers from the use of
pulse-width modulation as a method of regulating their inverters.
Most commonly seen as a means of regulating the voltage-fed inverter is
the use of a pre-regulator section, that adjusts the voltage into the
inverter section to compensate for line and load changes. Sensing is
usually done on the inverter output and fed into the regulator section.
For very small inverters, a simple dissipative type "of series preregula-
tor is sometimes used, but the problem of thermal dissipation and effi-
ciency become too great for this type of regulator to be used on larger
inverters.
A high efficiency type of switching regulator is the preference of most
inverter designers, who elect to use a pre-regulator. The simplest type
of switching pre-regulator is a bucking-type, in which the output voltage
is always a volt or two less than" the minimum input voltage. Typical
state-of-the-art efficiencies for this type of regulator run slightly
better than 90 percent. If a buck-boost type of regulator is used, the
efficiencies will run slightly lower. This basic regulation method is
the most successful regulation method used by the voltage-fed inverter;
however, there are still a few problems.
The inverter now has two separate sections, and both are required to
handle the main power flow. The power is first regulated by the regu-
lator section, and then converted into ac by the inverter section. The
complexity of the inverter plus regulator is increased, and the total
component parts count is raised. Subsequent reliability is decreased
by this higher parts count. In addition, overall efficiency is affected.
For example, if the efficiency of the basic inverter section is 75 per-
cent, the overall efficiency of the total (inverter plus regulator),
would be reduced by the pre-regulator efficiency, and the maximum over-
all efficiency that could be attained would be 67 percent. This decrease
in efficiency is caused, of course, by handling the main power stream
twice (double conversion) and suffering a compounding of the efficiency
figures.
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The third method of regula'tion is the use of two inverters in a buck-
boost mode (commonly called a phase shift mode) to supply a single ac
output. Figure 2-9 illustrates how this is done.
Inverter No. 1 generates a square wave output, and inverter No. 2
generates another square wave output. When these two inverters are
exactly in phase; that is to say, the phase delay angle is 0 , the
outputs are directly summed. As soon as a phase delay is added to
one inverter, the sum of the two outputs is a semi-square wave,
because the square wave outputs of the two inverters will alternately
"buck" each other, then "boost" .each other, to form the summed output.
As the phase delay is increased, the Edt (area)of the semi-square wave
is lessened and the output voltage is lowered. When the phase delay
is lessened, the output voltage increases. Of course, when the phase
angle is shifted a full 180 , the resultant output is zero. This sys-
tem works well in theory, but in actual operation it creates a problem.
One inverter has to deliver power while the other one has to absorb
power, a function it cannot do.
In addition, two complete inverters are required for every ac output
required. A three phase output, for example, would require six com-
plete inverters. It is obvious how this regulation method causes a
sharp increase in the total parts count, with a resultant reduction
in reliability. The complexity of the inverter, as well as the size
and weight, goes up rapidly.
Reviewing the regulation problem, we see immediately that pulse-width
modulation seems to be the most desirable method of regulating an
inverter, from the viewpoint of low parts count and lease complexity.
This method is seldom used on the voltage-fed inverter because of the
technical problems that are involved, but that are not readily apparent.
Usually a pre-regulator method of regulation or a phase-shift method of
regulation is used on most voltage-fed inverters, at the expense of
increased complexity and lowered reliability.
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2.1.3 Motor Starting and Operation
Motor starting and operation is the most difficult load for a voltage-fed
static inverter design.
Transformers will always have some slight power factor inherent in their
design, but transformers do not correct a power factor. A power factor
load on a transformer is simply passed through the transformer to the ac
power source. Therefore, a motor load operating from a transformer that
obtains its power from a static inverter, will cause the same problems
that the motor load would cause if the transformer .were not present.
A single inverter driving a single motor is the "worst case" condition
for the voltage-fed inverter.
a. There is no way of completely describing a motor load in a
specification. It is a non-linear function.
2.1.4 The Voltage-Fed Inverter Problems
a. The voltage-fed inverter can handle inductive power factor only
through a limited range. This is because the voltage-fed inver-
ter holds the voltage fixed in phase relative to the switch con-
duction time, and forces the current to fluctuate from positive
to negative under power factor loads. The semiconductor switches,
being uni-directional current devices, will not operate in this
mode. Auxiliary circuits are necessary to either dissipate the
power feed-back from the inductive load, or to by-pass the switches
and return the power to the power source.
b. The voltage-fed inverter cannot handle a capacitive power factor.
Bleeder resistors to modify the power factor have to be used, or
a series impedance in the output is necessary to restrict the
current surges.
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c. The voltage-fed inverter utilization of the semiconductor switches
is poor. The current rating of the switches must be several times
larger than necessary to handle the current peaks created by the
power factor loads. The high peak currents for short durations is
not a desirable condition for the operation of semiconductors, and
the reliability of the switches will be degraded.
d. The voltage-fed inverter utilization of the output power trans-
former is poor. Because of the short conduction time, causing
high peak currents required by power factor loads, the trans-
former will have to be designed for the maximum RMS current, and
will be larger and heavier than for resistive loads.
e. The voltage-fed inverter filter circuits will have to be large
and heavy. The actual VA circulating in the filter circuits
will be large, causing losses and increasing the size and weight
of the filter section.
f. Voltage-fed inverters cannot use simple, efficient pulse-width
modulation as a means of regulation, because of the transformer
problems, and because of the circulating currents required by
the filter section. Almost without exception, voltage-fed inver-
ters will use pre-regulators, forcing efficiency down due to
double conversion losses, or they will use phase shift, forcing
the use of multiple inverters for every output provided.
g. Voltage-fed inverters are never satisfactory when they operate
with motors as a load, because current surge required during
motor start-up is always coupled with highly inductive power
factors, and these conditions change through wide ranges, as
the motors come up to speed. The "worst case" condition for
a voltage-fed inverter is when a single motor constitutes the
only load that the voltage-fed inverter has to drive.
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There are two other problems that have not yet been mentioned. These two
problems could overshadow all of the other problems discussed to date.
a. The voltage-fed inverter is a high intensity generator of radiated
and conducted EMI. This is inherent in the circuit, and there is
little that can be done at the EMI source points to reduce the gen-
erated radiation levels. Extensive fixes must be incorporated in
each different voltage-fed inverter, to reduce these EMI levels.
Almost all inverter designs are subject to audio frequency suscep-
tibility problems, and this is discussed in more detail in
subsection 2.2.3.
b. The voltage-fed inverter is a generator of considerable audible
noise. For example, a voltage-fed inverter with a power output
above 1 kW may easily generate sufficient audible noise to cause
discomfort to persons close to the inverter. The noise will
appear in almost all frequencies in the range of human hearing
(above the inverter fundamental) and therefore it is almost
impossible to attenuate.
2.2 THE CURRENT-FED INVERTER
In the current-fed inverter circuit, the current is held fixed in phase
relative to the switch conduction time, while the voltage is forced to
fluctuate from positive to negative. The current-fed inverter performs
this, by forcing a constant current flow through the semiconductor switch
and through the transformer primary, throughout the entire conduction
period of the switch, regardless of the voltage fluctuations. In this
manner, the current-fed inverter can deliver power to the power factor
load, then receive power back from the load, without passing it back
through the inverter.
2.2.1 The Current-Fed Design Concept
A schematic presentation of the current-fed inverter is illustrated in
Figure 2-10.
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Figure 2-10. Basic Current-Fed Inverter Circuit
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Assume that inductor Ll (commonly called the feed-choke) is an inductance
of sufficient value to maintain the current flow through the circuit under
all conditions. In essence, consider it an infinite inductance. Similar
to the operation of the voltage-fed inverter, the switching drive circuit
alternately saturates and cuts-off the semiconductor switches. The current
flow through the feed-choke, once established, tends to resist any change in
current level, and, therefore, different from the voltage-fed inverter, the
current through the switches, and through the primary of transformer Tl, is
maintained as a square wave of constant current value, no matter how the
source voltage varies, the load level, or how the load power factor varies.
With this new current-fed inverter concept, we now have a basic circuit
than can eliminate many of the problems inherent in the voltage-fed
inverter.
The operation of the current-fed square wave inverter circuit depicted in
Figure 2-10 can be examined best by comparing the voltage and current
waveforms under different conditions.
Under a purely resistive load, the current and voltage waveforms would
appear exactly as they do in a voltage-fed inverter, and as illustrated
in Figure 2-2. When power factor loads are applied to the current-fed
inverter, the voltage waveforms in the output take on a much different
appearance. In the voltage-fed inverter, the current waveforms changed.
Under a purely capacitive load (power factor zero leading) or a completely
inductive load (power factor zero lagging), the voltage and current wave-
forms across the primary of the transformer appear as illustrated in
Figure 2-11. The waveform of an LCR type of load is also shown.
The feed choke always forces the current in the primary of the transformer
to maintain a square waveform, and the voltage now assumes the different
waveshapes. The inductive load will cause voltage spikes to appear as
indicated in the waveform diagrams, while the capacitive load creates a
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CURRENT WAVEFORM THROUGH Tl PRIMARY FOR ALL LOADS
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VOLTAGE WAVEFORM ACROSS Tl PRIMARY FOR FULLY CAPACITIVE LOAD
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\
Figure 2-11. Current and Voltage Waveforms for the 2-10 Inverter
2-28
35087
triangular voltage waveform. It should be noted that the voltage waveforms
in Figure 2-11 are similar to the current waveforms in Figures 2-3 and 2-7.
The voltage waveform for a capacitive load (when compared to the current
waveform), shows the capability of handling a power factor. During part
of each half cycle, the positive going current waveform remains constant,
but the voltage waveform has shifted, and is both positive-going and
negative-going during the same half cycle. The source is, therefore,
delivering power to the load and then receiving power back from the load
during each half cycle without having the power pass back through the
inverter. This is the definition of true power factor operation.
If the load is an LCR combination, the voltage waveform would be as illus-
trated in Figure 2-11. The waveform is part of an e function, rising to
approach a finite value. The voltage is both positive-going and negative-
going during each half cycle, while the current remains a square wave
(forced to remain that way by the feed choke) and the inverter is handling
real power factor without having the power pass back through the inverter.
As the combinations of values of the LCR load change, a point is reached
where the combination of L and C is resonant at the natural frequency of
the inverter. Then the R portion of the load is removed leaving only the
resonant L and C combination. The inverter now would appear as illustrated
in Figure 2-12.
With the addition of an LC tank circuit in the power output stage,.both
the voltage and the current waveform out of the tank circuit are sinusoidal,
(Ref. Figure 2-13.)
The current waveform through the primary of Tl is a square wave. The
feed-choke LI will force this waveform to be a square wave under any
conditions of source voltage waveform or power factor loads. Therefore,
the current waveform through the secondary of Tl is also a square wave.
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CURRENT WAVEFORM THROUGH Tl PRIMARY AND SECONDARY FOR ALL LOADS
I I I180° 0' 180'i
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Figure 2-13. Current and Voltage Waveforms for the 2-12 Inverter
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The current waveform through points A and B, however, is a sine wave,
because of the circulating currents contained in the tank circuit C2-L3.
The higher harmonics in the current square wave generated in the secondary
of Tl are shunted through C2. The circulating current in the tank is now
oscillating between C2 and L3, and theoretically, is not being lost. Only
the power demanded by the load is being drawn from this power reservoir in
the tank, and the switches have only to supply the difference power lost
from the tank into the load. •
The tank has added a flywheel effect to the output of the inverter. The
circulating currents are maintained in the tank at the natural frequency
of the inverter, and the transformer Tl energizes the flywheel each half
cycle, and adds only sufficient power to replace the losses from the tank
circuit. These losses, in reality, are composed of power delivered to the
load, plus small internal losses in the tank.
The power that Tl adds to the tank each half cycle could have any wave-
form, and the tank will continue to oscillate in a sinusoidal manner.
Only the timing of the pulses that energize the tank is critical.
Therefore, the current-fed inverter is handling the power factor, by
holding the current fixed, and permitting the voltage waveforms to shift.,
so that they are both positive-going (cross hatched areas) and negative-
going (dotted areas) in the same half-cycle. The inverter is operating
into a true power factor load, either capacitive or inductive, without
having to pass the power back through the inverter. In addition, it is
handling either leading or lagging power factor.
j
There are several advantages that are realized as a result of incorporating
the resonant LC tank into the output circuit. First, the output of the
inverter is a natural sine wave, and required no additional filtering.
Second, the tank represents a low impedance ac power source to any dynamic
load, no matter what the impedance of the dc source that is operating the
inverter.
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The inductance of L3 can be designed into the secondary of transformer Tl,
and eliminate L3.
2.2.2 Eliminating the Voltage-Fed Inverter Problems
The current-fed circuit developed to this point has eliminated most of
the problems inherent in the voltage-fed circuit.
a. The voltage-fed inverter cannot handle inductive power factor.
This problem is not present in the current-fed inverter. The
current waveform through points A and B, and to the load, is
held exactly in phase by the current square wave pulses generated
on the primary of Tl. The feed-choke inductor Ll always forces
a constant current square wave through the semiconductor switches
through the primary of Tl. The circulating tank circuit L3 and
C2 permits the phase of the voltage at the load to shift, up to
a full 90 and the invertei
tor, (up to zero lagging).
r is handling an inductive power fac-
b. The voltage-fed inverter cannot handle capacitive power factor.
The current-fed inverter can easily shift the load voltage to a
point 90 behind the load current w;
power factor, (up to zero leading).
aveform and handle capacitive
The voltage-fed inverter utilization of the semiconductor switches
is poor. The feed-choke in current-fed inverter forces a constant
current through the switches, throughout the entire conduction
period, regardless of the voltage on the switch. Utilization of
the switch is, therefore, excellent, and the reliability of
switches is considerably improved, because the semiconductors
are operating in a mode best suited to long life and low stress.
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d. The voltage-fed inverter utilization of the transformer is poor.
The feed-choke in the current-fed inverter forces a constant
current flow through the primary of Tl throughout the entire con-
duction period of the semiconductor switch, and no current.peaks
can occur. Therefore, the RMS current through transformer Tl
will be at the lowest possible values, and the size and weight
of the transformer can be optimized.
e. The voltage-fed inverter filter circuits are large and heavy.
'The current-fed inverter has no filter section. The output of
the inverter is a natural sine wave.
f. The voltage-fed inverter cannot use simple and efficient pulse-
width modulation as a means of regulation. Two basic reasons
for this were discussed. First, the zero voltage dwell time
that occurs between current pulses causes a resetting of trans-
former Tl, and limits the flux density operating range of the
transformer. Second, and far more serious, the zero voltage
dwell time defeats the normal operation of the filter section.
If pulse-width modulation in the current-fed inverter circuit
is used as illustrated in Figure 2-12, there is no problem with
the transformer utilization, because the tank circuit maintains
the voltage on the secondary of Tl as a sine wave, regardless of
the current flow through the primary, and re-setting of the
transformer during the zero voltage dwell time will not occur.
In addition, the current-fed inverter has no filter section,
so there is no problem created by the circulating filter
currents.
A problem arises, however, if we use pulse-width modulation as
the method of regulation. The feed-choke, LI is forcing a con-
tinued current flow, and during the period of time that both
semiconductor switches are not conducting, (the zero voltage
dwell time), the stored energy in LI could cause problems.
This situation is easily remedied by modifying the feed-choke
slightly, as illustrated in Figure 2-14.
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A secondary winding is added to the feed-choke, and this winding
is connected to the power source. A blocking diode CR1 prevents
current flow from the power source through the secondary during
the normal conduction period of the switches, but when the zero
voltage dwell time occurs, then the ampere-turns built up in the
primary of the feed-choke are discharged through the secondary.
With the addition of one diode and a secondary winding on the
feed-choke, we have enabled the current-fed inverter to use
pulse-width modulation as a method of regulation.
g. The voltage-fed inverter is not a satisfactory ac power source
for driving motor loads. This is because the motor inrush
currents are coupled with the worst-case power factors and
these transient conditions change rapidly as the motor comes
up to speed.
A plot of the inverter output voltage as a function of the firing
angle of the semiconductor switches, is illustrated in Figure 2-15.
The output voltage drops to zero at a firing angle of approximately
60 . This is true for the full design range of input voltage
variations. This plot also shows the change in firing angle
required to regulate against input voltage variations. In addi-
tion, this shows that the inverter will operate into overloads
and into a full short circuit condition, by simply shifting the
firing angle of the switches to the 60 point. The inverter con-
tinues to operate, even though the output is at zero voltage.
The inverter has now shifted into a current-limiting mode of
operation.
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Figure 2-15. Inverter Output as a Function of Firing Angle
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Sensing the point at which the current-fed inverter shifts from
a voltage regulating mode of operation, now becomes difficult if
we sense the output current. The circulating tank provides a
reservoir from which surge currents can be drawn, and under power
factor loads, the current and the out-of-phase voltage being sup-
plied from the tank are not critical to the operation of the
inverter, because they do not represent real power.
The critical element of the output stage is the current through
the semiconductor switches. A current sense at this point can
provide the necessary signal to shift the inverter from the
voltage regulating mode of operation into the current regulating
mode. This type of inverter operates with a plot of output
voltage versus load as illustrated in Figure 2-16.
In addition, the inverter can withstand sudden power surges
coupled with low power factors, as occur when a motor is started.
Current transformers CT1 and CT2, in Figure 2-14, illustrate the
current sense points.
During motor starting conditions, the inverter overload point
is set, so that it shifts into the current limiting mode'to
handle the motor current inrush. This method of starting the
motor will prevent the motor from saturating during starting
conditions.
Because the current supplied is constant, full motor starting
torque is present, and the motor will come up to speed as fast
as if it started from a hard voltage source; however, the heating
effects of the saturation currents will be absent, and motor life
will be prolonged.
It can easily be seen that the current-fed inverter illustrated in
Figure 2-14 operates with motor loads in a manner superior to a hard
voltage source. This is because the inverter response loop can be
tailored to operate in a stable condition, even with normally
unstable histereses motors or other synchronous-type motor.
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2.2.3 Conclusions
The preceeding discussion indicated clearly that the current-fed inverter
can meet the most important requirement of a partially disabled three phase
system to handle leading and lagging power factors. It was also shown that
under over-load and even short-circuit condition the current-fed inverter
continues to operate and does not need to be "turned on and off" to sense
whether or not a short circuit is present.
There is no question that the voltage fed inverter under certain conditions
is a good choice. If, however, any power-factor requirements become a
necessity the current-fed inverter is best qualified for this application.
In the following discussion let us consider some other technical require-
ments which result from the goal of having a three phase system remain
operative if any one of the three phases fails.
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SECTION 3
FEASIBILITY OF A THREE PHASE GENERATION
AND DISTRIBUTION SYSTEM
The previous discussion proved that of the two potential approaches only
the current-fed inverter can meet the major requirement: Namely in that
it can as well meet the power-factor requirement when all three phases
are operative as also the additional power-factor requirement imposed by
the failure of one phase.
The unique capability of the current-fed inverter to handle any power is
based on its operational characteristic to handle power factor by shifting
the voltage and keeping the current in phase with the on-time of the semi-
conductor switches. Therefore, the switches may have to block reverse
voltages which they are either inherently capable of or can easily be made
capable of doing so through the addition of a diode.
The voltage-fed inverter in a stark contrast keeps the voltage in phase
with the on-time of the switches and a power factor causes shifting of the
current with the necessity of carrying a negative current under positive
voltage conditions. Presently no semiconductor is capable of doing so
even if one chooses to put two semiconductors with reversed polarity into
a parallel connection. This condition therefore disqualifies the voltage-
fed inverter from any inversion application with low power factors.
In the current-fed inverter the current remains in phase with the conduc-
tion time of the respective switch. In a single phase inverter it would
not have any adverse, if upon application of a power factor the voltage
shifts in phase, with respect to the control command of the switches. In
a three phase system, however, this does not necessarily apply.
Let us consider a three-phase three channel inverter, where the switches
are driven by three squarewave drives which are phased 120 from each
3-1
oother. With pure resistive load, the voltage remains in phase with the
current and the output voltages will also be phased 120 from each other.
The same displacement of the voltages remains if the load consists of a
balanced power factor load, even though now the voltage is no longer in
phase with the switch controls. But as all power factors of the three
phases are alike, the voltages maintain their proper phase displacement
of 120 . With an unbalanced load, which may be caused by three unequal
phase loads or through the loss of one phase, the current phase relation
will be maintained at 120 from each other. The voltage displacement of
the three phases, however, is no longer maintained at the desired 120
spacing.
The voltage phase relation, however, must be maintained in a three phase
system. Therefore, we come to the conclusion that in the current-fed i
inverter the control pulses to the switches which control the phasing
of the current must be controlled in such a manner that the phase vol-
tages maintain their proper relationship.
We notice that in a voltage-fed inverter, where the voltages remain in
phase with the switch-control phasing, this requirement is not necessary.
But alas a voltage-fed inverter cannot handle the imposed power factors
and not at all those caused by the failure of one phase.
It becomes obvious that a control or a compensation circuit is required to
keep the voltages of a three phase current-fed inverter in the proper
phasing relation to each other.
This requirement certainly presents a technical problem. But solutions to
this problem are known and have been proven in numerous Scott-Tee connected
three phase current-fed inverters (magnetic amplifiers were used). Also
more state of the art circuits are envisioned using integrated circuitry
which measure the actual phase displacement and either compensate in the
opposite direction or regulate the voltage phase shift by comparing
against a reference three phase system.. The above mentioned solution
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using a magnetic amplifier was extensively used in Scott-Tee three phase
connection. It is a relative simple circuit as it uses one phase as the
reference-or master-phase.
In this feasibility study we propose a three phase system which will
continue to operate as a three phase system after failure of any one
phase. This additional condition "failure of any one phase" eliminates
the concept of using one phase as the reference-or master-phase as it is
unknown which phase might fail. Obviously a different approach is needed
which does not rely on one master- or reference-phase.
Figure 3-1 shows a proposed solution: Through the use of integrated
circuits a reference three phase square wave system is generated which
maintains precise 120 phase displacement between the three reference
phases. Figure 3-1 also shows one output sinusoidal phase A which is
leading its reference phase by 60 . Generating a synchronized square-
wave from the output voltage and comparing it with the reference phase
detects a 60 leading phase-shift and causes a 60 lagging base drive
for phase A. The end result is that output voltage A is again in phase
with reference phase A and proper voltage phasing is maintained.
It becomes apparent that this compensation- or control-circuit for each
phase is more complicated than the previously proven phase displacement
control. There is, however, no doubt that this technical requirement
can be solved efficiently.
The voltage regulating of the phase uses as explained in Section 2
pulse-width modulating of the input voltage. Techniques to accomplish
this task are well known, well proven, incorporate self-regenerative
drive circuits and do not require further discussions.
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SECTION 4
SPECIFIC DESIGN OF A CURRENT-FED INVERTER
4.1 THE RELATION BETWEEN GENERATED A-C AND D-C INPUT VOLTAGE
For a specific design of a current-fed inverter refer to figure 4-1.
The derivation of the design equations is based on the assumption that the
Input Feed-choke L is capable of maintaining a constant current. Even
though an infinitely large choke is hot feasible the design equations derived
under this assumption are more than accurate for any design. Another assump-
tion is that the voltage across the main Inductor-Transformer TI is
sinusoidal.
From the preceding discussion it is known that the input current through
the switches Ql and Q2 and the two halves of the primary winding on TI are
always in phase with the on-time of the switches. If a power factor is im-
posed the sinusoidal voltage will shift accordingly.
Figure 4-2 shows the current-and voltage-waveshapes across inductor-
transformer TI. It is appropriate to use as reference the current-
waveshape which remains in phase with the on-time of the switches. The
firing angle 0!, which represents half of the off-time of the switches,
counts from the beginning of the DC current-pulses at a conduction time of
180 degrees. The tracing (a) shows the current waveform when a firing
angle of a is applied. The conduction time of the current is 180-2JX, the
off-time is 20! and the amplitude of the current is I. •
Tracing (b) shows the sinusoidal voltage-waveshape across the terminals 1-2
of inductor-transformer TI; The power factor is unity, the phase-shift
angle cp is equal to zero and the sine-wave is in phase with the current
waveshape.
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Figure 4-2.
Trace (c) shows the shifting of the sinusoidal voltage under the influence
of a lagging power-factor and trace (d) shows the same under the influence
of a leading power factor.
The output energy can be calculated for unity, leading and lagging power
factors if one uses the limit of the integral as from
a + ep to
The integral for the output energy W is then:
<rr-(b(- + y) TT - (a + 9)'
wout -J < i« i 2 ' l n *> dx - I e i2cx± q>
out
•I 'e I cos ( ^ - <p< ^ y9j>) -cos (ex. _
-I £12 ]-cos ( a + cp ) -cos (o< + f)
I ^12 cos ( a + cp ) + cos ( « + 9) I
I 'e'-- [ cos « • cos cp + sin CU sin ^ + cos **' cos
' ' x "1
-sinCK • sin Q>
The input energy is delivered to the load during the on-time C~TT -2 ft ) of
the switches and energy is fed back into the input source by the secondary
of the feed-choke L which has the turns ratio n\ :nj'
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The input energy is:
-3) W.in = El (
n -2a) -El V
nlEl (TT -2fx - —
n2
-2ct
-4) W.in
FTT -
L
n
El T -201 1 + —
"2
Under the assumption of no losses, the input energy equals the output
energy. Equating (-2J and (-4) yields
-20, / 1 + -i
(-5le12 = Ex —5 1 ^
V2 2 cos Q; x cos cp
where e1? . RMS value of AC voltage across one half of
primary of TI
DC input voltage
firing angle in radians ( = 1/2 of off time)
turns ratio of feed choke L
cos cp leading or lagging power factor of load
It is important to note that at a fixed DC input voltage E the generated
AC voltage is not only a function of the firing angle a (or the conductance
time 180-2a) but also a function of the turns ratio n :n of the feed-choke L
and the power factor cos <p of the load. Leading and lagging power factors
have the same influence.
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It is further noteworthy that the AC voltage becomes equal to zero when
This fact allows for keeping the inverter running,
generate zero AC output voltage and hence have a short-circuit proof
design. This capability of delivering a short-circuit current of equal
or greater magnitude than the nominal output current and yet at a regu-
lated value is advantageous in starting up motors. An in-rush current,
which in squirrel cage or other induction motors is 5 to 7 times the nomi-
nal current is always avoided and yet the motor starts up with the maximum
torque.
Whenever the danger of an in-rush current may be damaging either to the
inverter or to the load this type of short circuit protection is more
suitable than the often used "on-off-on-off" approach.
Past experience has shown that a turns ratio of n :n = 1:2 on the feed-
choke yields the best compromise between the imposed blocking voltages on
the switches, the optimum design of the feed-choke and the available range
of conduction angle.
Figure 4-3 shows at a feed-choke turns ratio n m = 1:2 the ratio of
612 as function of firing angle a and power factor factor cos cp .
4.2 THE RMS CURRENT THROUGH EACH HALF OF THE PRIMARY WINDING ON
INDUCTOR-TRANSFORMER TI
Each half of the primary winding on inductor transformer TI carries every
other half cycle a current of rectangular waveshape. The amplitude is I
and the length is (TT -2a) (where Cf. is expressed in radians), xhe RMS value
of this current which is the determining value in selecting the wire size is
/7r-2q I
/ 22 7TLi.
The voltage waveshape e.. ~ is, as stated before, of sinusoidal waveshape.
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4.3 THE SECONDARY RMS CURRENT ON INDUCTOR-TRANSFORMER TI
The secondary current on inductor-transformer TI consists of the resonant
capacitive current through capacitor C and the output current. The latter
may be resistive or may be governed by the power factor of the load.
(Refer to figure 4-1). As the output e is sinusoidal all currents
can be added vectorially. The RMS current L. through the secondary-RMo45
winding is therefore
2 2 2* „ = !„ + i -2 i i * cos (90 +RMS... C out c out v —45
2 2 —= i + i -2 i i ( + sin 90 sin a?)c out c out '
i + 2 i i BJ.H <^-out — c out T
where i = e U) Cc out / /TVw e0ut/z whe rez = /R +x
4.4 THE VA^ RATING OF INDUCTOR-TRANSFORMER TI
For the circuit configuration as shown in figure 4-1 the total
rating of the inductor transformer is then:
612
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4.5 THE SELECTION OF THE INDUCTANCE OF TI AND OF THE VALUE OF CAPACITOR C
The main criterion for the selection of the capacitance value of C is the
acceptable harmonic content or distortion of the output waveshape. Once
the value of the capacitor C is known the inductance value of the winding
on TI across which the capacitor is connected can be calculated as the
resonant value at the operating frequency.
The input power is delivered in DC current-pulses of rectangular waveshape.
The amplitude is I and the maximum duration is one half cycle.
Based on Fourier Analysis a rectangular waveshape has the highest harmonic
content when its duration is one half cycle. This then represents the
worst case. If we assign to the fundamental the value of 100 percent
then the following higher harmonics are present in the following
percentages:
Harmonic
Content in %
1st
100
3rd
33.3
5th
20
7th
14.3
9th
11.1
llth
9.09
Any load having a series connected reactive component represents the lowest
impedance as function of frequency at a-power factor of unity. In this
case the lowest impedance value is equal to the resistive value.
The fundamental component of the rectangular waveshape encounters a
(theoretically) infinite impedance in the parallel resonant circuit and
hence appears in full across the load. All higher harmonics will be
divided between the capacitor and the load in accordance, to their respective
impedances. If for instance the impedance of the capacitor at the funda-
mental frequency is equal to the load resistor R, then the third harmonic
will encounter the load resistor at its full value, the capacitor however
only at one third of the same value. The ripple current through the
capacitor will be three times higher than through the load resistor.
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Approximately 25 percent of the third harmonic flows through the load
resistor and 75 percent through capacitor C. The figures are approximate
only but close because the harmonic's voltage phase relation is neglected.
To be on the safe side it is commonly assumed that the third harmonic is
reduced by a factor of three, the fifth harmonic by a factor of five, etc.,
and this holds true when at the fundamental frequency R was equal to —.
1 U)C
If the ratio of R:— is greater than unity an accordingly large reduction
in harmonic distortion takes place.
The following tabulation shows the harmonic content or distortion in
percent as function of the ratio R over — :
R
1
U)C
1
2
3
4
1
100
100
100
100
3
11.111
5.556
3.703
2.778
Number
5
4.000
2.000
1.333
1.000
of Harmon:
7
2.041
1.020
0.680
0.510
LC
9
1.235
0.617
0.411
0.309
11
0.826
0.413
0.275
0.207
Approximate
Total Distortion
in Percent
12.1
6.04
4.02
3.02
As the tabulation shows the major distortion is caused by the third har-
monic. It is therefore common practice to select a ratio of -r-~ = 2,
cue
avoid a large resonant circuit and if necessary remove the third harmonic
through the use of a specially tuned third harmonic series resonant circuit,
As a general rule we can therefore state:
res (JU Rload .mm.
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where
res
Rload
. resoaant capacitance
. frequency of inverter
. minimum load resistance
min
Note: C and R are always referred to the same voltage or winding.
The value of the inductance of the winding on inductor-transformer TI is
then readily determined from the resonance equation
res u>2 Cres
4.6 THE SELECTION OF THE FEED-CHOKE L.
For the design of the feed-choke L two parameters need to be selected
first. These parameters are:
a. Turns ratio n..:n of primary winding to secondary winding.
b. Inductance of primary winding.
a. The selection of the turns ratio n :n of the feed choke L is
governed by equation (-5\ . The following tabulation shows the
range of the firing angle O. and the range of the conduction angle
180-2CK as function of the feed choke's turns ratio n :n :
nl:n2
1:1
1:2
1:3
1:4
1:5
Firing Angle «
0 to 45°
0 to 60°
0 to 67.5°
0 to 72°
0 to 75°
Conduction Angle 180-2 0!
180 to 90°
180 to 60°
180 to 45°
180 to 36°
180 to 30°
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It should be noted however that a change of turns-ratio not only
affects firing-and conduction-angle but also the RMS values of the
currents and the blocking voltage imposed on the switches. A turns
ratio of n..:n- = 1:5 for instance adds to the sinusoidal blocking
voltage an induced voltage of five times the input voltage.
For these reasons the most commonly selected turns ratio n :n for
the feed choke is:
Vn2 1:2
b. The selection of the minimum primary inductance of the feed-choke L
is based on two criteria.
The first criterion requires that the feed-choke be capable of
operating over the full control range and should therefore be capable
of absorbing the AC voltage which occurs when the firing angle a
and the input voltage E become maximum and the AC output voltage of
the inverter becomes zero. During the on-time of the switches the
full DC voltage is absorbed by the primary of the feed-choke and
during the off time the secondary winding feeds the stored energy
back into the DC source.
The primary of the feed-choke must therefore be capable of absorbing
the following volt-seconds without saturating and proper selection of
the maximum flux density is possible:
edt
-12
e^dt
E_ max
L . 2fprim 1 +
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where Emav . . . . max DC input voltage
.... operating frequency in Hz
n :n . . . . turns ratio of feed choke
The second criterion must assure an uninterrupted current flow in the feed-
choke. This condition must be fulfilled at minimum loading (or maximum
load resistor) and with the maximum AC voltage across the inductor L. At
a conduction angle of 180 degrees the full AC component of the rectified
AC voltage of one half of the primary of the inductor-transformer appears
across the primary of the feed-choke L. If we refer the maximum load
resistance R..- (minimum loading) to one half of the primary then the
max
minimum required primary inductance of the feed-choke is
_^^ ^ 0.06 x R 2
( i ?\ , _ max f "I\^y Li2 . ~ f LHJ^— mm
where f .... .operating frequency in Hz
The above equation can be derived as shown in the appendix.
Three more parameters are required for the design of the feed-choke L:
After the firing angle Q. and the conduction angle (180-2O!) have been deter-
mined through the use of equation (^ 5j the amplitude of the DC current I
can be calculated through the use of equation \-bj . Some allowance
should be made for the expected losses and the input power adjusted
accordingly.
With the knowledge of the values of I and Ct the RMS currents through
primary and secondary winding of the feed-choke can be calculated.
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They are:
RMS,
'12
and
RMS, = I
T,-2
77
where Cf. in radians
I! XL.
'34
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SECTION 5
THE CIRCUIT OF THE CURRENT-FED INVERTER -
The complete circuit diagram of the operating breadboard of the current -
fed inverter is shown in figure 5-1.
To ease explanation of operation the complete circuit diagram is broken
down into the following eight subcircuits: :
1. Power stage driver stage and active off bias circuit.
2. Ramp generator, clock and buffers.
3. Phase reference and phase-shift control circuit (with interfaces)
and J-K flip flops.
4. Triangular waveshape generator and buffers.
5. Voltage error amplifier, full wave rectifier and 180 degrees
limit circuit.
6. Phase detector circuit with "clear" and hold-off circuit.
7. Phasing guarantee circuit.
8. Supply voltage regulators.
Each of the corresponding subcircuits is shown on the main schematic and
marked with the same number.
5.1 THE POWER STAGE, THE DRIVER STAGE AND THE ACTIVE OFF-BIAS CIRCUIT
The output power stage consists of the inductor-transformer TI, resonant
capacitors C15 and C16, feed-choke L and main transistor switches Q5 and Q6.
As the operation of this stage has already been discussed in detail no
further explanation is offered here. The winding specifications of the
magnetic components are however included in the appendix.
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The driver stage consists of the driver transformer T3, the clamping
transistors Ql and Q2 and the on-bias resistors R31 and R34. Driver trans-
former T3 utilizes self-regenerative feedback by sensing the collector
currents of the main switches and adjusting the base drive proportional
to the collector current. Any unnecessary overdrive power with its associ-
ated losses is thus avoided.
Current control resistor R43 allows for proper clamping and turn-off of the
driver transformer and delivers excitation current only.
The active off-bias circuit with capacitor C12, off-bias transistors Q5
and Q6, trigger capacitors C13 and C14, rectifying diodes CR19 and CR20
and steering diodes CR15, 16 and CR17, 18 not only assures fast turn-off of
the main transistors but also prevents the momentary turn-on of the off-
transistors whenever the conducting transistor is turned off.
Capacitor C12 is charged through centertap-full wave rectification to a
DC voltage level equal to V__ of the main transistor plus one diode drop.BE
Upon turn-off of one of-the main transistors this voltage is .back-biasing
the base-emitter junction of the main transistors Q5 and Q6'through the
off bias transistors Q3 and Q4 respectively. The latter transistors are
controlled by the lagging edge of the on-pulse to the main transistors.
The rectangular on-pulses are differentiated through two RC networks
C10/R35 and C11/R36, inverted by the pulse transformers Tl and T2 and then
coupled capacitively to the bases of the transistors Q3 and Q4.
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5.2 RAMP GENERATOR, CLOCK- AND BUFFERS
The ramp generator consists of two operational amplifiers Z6A and Z6B.
The first operational amplifier Z6A is an integrator with a capacitance
of 0.01 nF and different charge and discharge paths. Capacitor C18 is '
discharged linearly due to a large time-constant established through the
resistor R50 with a value of 24 kQ. During the reverse input polarity
compacitor CIS is connected through diode to resistor R49 with a value of
510Q. Recharging of the capacitor is therefore about 50 times faster.
The output voltage swing of the integrator is controlled by the zero
crossover detection operational amplifier Z6B with a designed-in hysteresis
of +7.5 volts. In the breadboard configuration the free-running ramp gen-
erator is al&'o the frequency determining element for the current-fed
inverter. External synchronization of the ramp generator is possible but
not recommended for the final breadboard. Even though correct frequency
synchronization can be maintained easily exact phase lock is not always
assured. A different circuit approach is therefore shown in figure 6-1.
The output of the ramp-generator is fed into two buffers Z7A and Z7B to
assure proper operation of the following comparators Z9A and Z9B.
5.3 REFERENCE PHASE, PHASE SHIFT CONTROL CIRCUIT AND J-K FLIP-FLOPS
The generation of the reference phase and the phase-shiftable square wave
are accomplished through the use of comparators Z9A/Z9B, J-K flip-flops
Z10A/Z10B and the comparison of DC voltage levels with the ramp generator
waveshape. The timing diagram of figure 5-2 shows for DC levels 1 and 2
which are superimposed on the ramp voltage waveform the corresponding
comparator output signals and the resulting outputs of the J-K .flip-flop
Z9B. The timing diagram also shows the output of the zero crossover detec-
tion comparator Z9A and the corresponding reference phase as generated by
the J-K flip-flop Z10A.
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A comparison of-the signals generated by the DC levels 1, 2 and zero shows
that leading and lagging square waves will be generated which can be shifted
+90 degrees with respect to the reference phase.
Transistors Q7 and Q8 are required as interface between the comparators and
the CMOS J-K flip-flops. Transistor Q9 inverts the pulse train and yields
a 90 degrees phase shift which becomes a requirement when the triangular
voltage waveshape is derived by integration from the square wave. (See
under 4).
To assure properly phased operation of the J-K flip-flops Z10A and Z10B
a "clear" signal is applied. This "clear" signal is generated in the
"phase guarantee circuit." The operation of this circuit is described in
Section 7.
5.4 THE TRIANGULAR VOLTAGE WAVESHAPE GENERATOR WITH BUFFERS AND THE
PULSEWIDTH MODULATOR
The triangular voltage waveshape is derived from the output of the phase-
shiftable J-K flip-flop ZlOB. The output of the J-K flip-flop is coupled
capactively into the integrator ZlC. Stabilization is enhanced through
negative DC feedback through R23. The symmetrical output of the integrator
drives through capacitor C6 two buffer amplifiers Z3A and Z3B. These
buffers generate at unity gain a non-inverted and an inverted replica of
the input waveshape and allow to generate pulsewidth modulation at 180 de-
grees intervals.
Pulsewidth modulation is accomplished by comparing in the comparators Z4
and Z5 the levels of the triangular waveshapes from Z3A and Z3B with a
variable DC level from the output of the error amplifier Z2A and the
180 degrees clamp Z2B. Varying the DC levels between zero and the peak
value of the triangular voltage waveshape allows pulsewidth modulation
between 0 and 180 degrees.
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The pulsewidth modulated outputs of the comparators drive the clamp tran-
sistors Ql and Q2 of the driver circuit. (See Section 1).
It is appropriate to mention that comparators with their high gain and
their fast slewing rate exhibit a tendency of creating a jitter when a
DC level is compared with a relative slow ramp waveshape. A detailed
description of this phenomenon is presented in Texas Instruments' book,
"Linear and Interface Circuits Application 1974" under the section,
"Comparators," pages 108 to 111.
5.5 FULL WAVE RECTIFIER VOLTAGE ERROR AMPLIFIER AND 180 DEGREE LIMIT CIRCUIT
The sensing of the output voltage of the inverter is performed by the error
amplifier Z2A after the sinusoidal output voltage has been attenuated by
resistors Rl and R2 and after it has been rectified by the "full-wave per-
fect rectifier" consisting of operation amplifiers Z1A and ZlB. The term
"perfect rectifier" has been assigned to this rectifying and integrating
circuit because it avoids diode voltage drops during the conversion process.
Without the integrating capacitor Cl the output at point C in figure 5-1
would follow the input within millivolts except that the negative half of
the sinewave has been inverted. During the negative half cycle of the sine-
wave operational amplifier Z1A inverts the sinewave and takes Z1A out of
action with respect to ZlB. During the positive half-cycle of the sinewave
both operational amplifiers are active. The output at point C is therefore
a fully rectified signal of equal amplitude as the average of the AC input
signal.
During testing it was discovered that some spurious spikes were still
present at point C and additional filtering through R12 and C2 was added.
The output signal of. the perfect rectifier is compared in the error ampli-
fier with the reference voltage across zener diode CR3. Any error signal
is amplified by Z2A and controls, after passing through the 180 degree clamp,
the pulsewidth modulation Z3A and Z3B.
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The 180 degree clamp circuit is actually a voltage follower with unityy
gain which cannot generate negative voltages. Because of these charac-
teristics it prevents the comparators from generating pulsewidths in
excess of 180 degrees. This circuit performs therefore a strictly pro-
tective function and prohibits overlapping conduction times of the main
and the clamp transistors.
5.6 THE PHASE DETECTOR CIRCUIT WITH CLEAR-AND HOLD-OFF CIRCUITS
The input signals to the phase detector are the square wave from the J-K .
flip-flop Z10A which generates the reference phase and a square wave which
is in phase with the AC output voltage. This square is generated by
sensing the output voltage with a series combination of a resistor R94 and
two diodes back to back in parallel, CR32 and CR33. The two diodes per-
form the initial squaring'and the voltage across them is then driving the
operational amplifier Z12A. The latter one assures properly shaped
square waves with fall times of less than 100 nanoseconds. A transistor
interface (Q14) circuit feeds the signal into the phase detector circuit.
Figure 5-3 shows the timing diagram when the output voltage lags the refer-
ence phase. The steering J-K flip-flops Z16A and Z16B are controlled by
the reference phase and the output phase respectively and the one shot Z17
which is controlled by the input to the reference J-K flip-flop Z10A. The
clearing pulses from the one shot Z17 have a duration of 20 p,sec, occur at
the 90 degrees and the 270 degrees points of the reference phase and allow
to properly steer leading and lagging indicating pulses into the respective
integrators Z18A and Z18B.
Between the AND gates Z14A and Z14B and the two integrators two more AND
gates Z15A and Z15B are inserted which cause a delay in feeding the phase
relation to the integrators. This delay or hold-off is caused by the
delayed turn on of transistor Q15 and assures that phasing information is
going to the integrators only when both the reference phase and the
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squared output voltage pha'sing have been established. This causes the
output power stage's base drive to initially turn-on in phase with the
reference phase.
Integrators Z18A and Z18B generate a positive or negative output voltage
depending on which integrator is activated. Their output voltages are
summed at point D and thus generate positive and negative going voltage
depending on whether leading or lagging phase shifts are detected.
This output voltage is the phase controlling signals into the operational
amplifier Z7B which in comparator Z9B shifts the pulses to control the
phase-shiftable J-K flip-flop ZlOB.
Attenuating the output voltage from the operational amplifier Z7B limits
the maximum possible phase shift to +90 degrees or less.
5.7 CORRECT PHASING ASSURANCE CIRCUIT
It was pointed out before that the high gain and the fast slew rate of the
comparators Z4 and Z5 can easily cause incorrect phasing of the following
J-K flip-flops. Instead of being in phase Z4 and Z5 were 180 degrees out
of phase. As this condition represents an unacceptable danger a correct
phase assurance circuit was incorporated. This circuit assures correct
phasing, even under phase shift conditions of +90 degrees by momentarily
clearing through transistor Q10 the J-K flip-flops Z10A and ZlOB with a
pulse of about 20 microseconds.
The correct phasing assurance ciruit consists of two AND gates Z14C and
Z14D, one 1C inverter ZllA and one inverter and interface circuit with
transistor Q13.
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The correct phasing assurance circuit gets its three input signals A, B and C
from the reference comparator clock signal (pin 12 on Z10A),- the actual out-
put phase signal from the collector of Q12 and the output-of phase detector
gate Z14B, pin 6 respectively.
A correcting clear signal is produced when the three signals produce a
"high" at the output of AND gate Z14D: Y = A B C
5.8 THE SUPPLY VOLTAGES
During the breadboard testing all power for the current-fed inverter and its
control circuit was supplied from external sources. Only for the required
plus and minus 15 volt DC were extra 1C voltage regulators (Z19 and Z20)
incorporated.
In a final circuit and during start-up all voltages would be derived from
the main input supply. After start-up all power for the control circuits
would be derived from the regulated output of the current-fed inverter.
To properly account for the losses the test data lists losses and efficien-
cies with and without the inclusion of the control circuit losses.
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SECTION 6
EVALUATION AND -SUMMARY OF THE TEST RESULTS
6.1 BREADBOARD TEST RESULTS
The breadboard test results are presented in the following six tabulations
which were measured at three input voltage levels, four power factor set-
tings and three selected load points. Power factor readings were taken
both at capacitive and inductive power factors.
It is important to note that all readings were taken at a regulated output
voltage of 45V ac and NOT at the specified 50V ac. As the power levels how-
ever were maintained all output currents are approximately 10 percent higher
and their associated copper losses about 20 percent higher. As a consequence
the overall and the output stage efficiencies are lower than those if the
output voltage had been 50V ac.
Inspection of the test results also indicates that the losses increase as the
input voltage increases. This characteristic is caused by an increase in the
firing angle a which causes an increased current to flow through the second-
ary winding of the feed-choke L. Equation (-15) indicates that the RMS cur-
rent through the secondary winding of L increases with the root of a and the
losses therefore increase proportional to a. At a firing angle a = 0, which
occurs at the lowest input voltage, there are no losses in the secondary
winding of the feed-choke L;
All tests were performed at room temperature only because of the lack of time.
Part of the testing was limited by a lack of inductance values and also by
instabilities at certain test points.
6-1
From the six main tabulations nine loss-and efficiency curves are plotted
and six tabulations show output regulation under capacitive and inductive
loading, output-distortion under capacitive and inductive loading and out-
put phase error under capacitive and inductive loading.
The test data indicates when compared against the statement of work that:
a. The breadboard operates over the specified input voltage range of
25 to 50V dc.
b. The breadboard maintains output voltage regulation against line and
load changes at an output voltage of 45V ac at better than
45.35 + 0.45 = 45.35 + 17». (45.8 to 44.9V ac). The statement of
work specifies output voltage regulation against line, load and tem-
perature changes at 50V RMS +3%.
NOTE; The test data were measured at an output voltage of ?« 45 volts
because the inductor-transformer TI had not yet been modified to
properly operate at an output voltage of 50V ac.
c. The output voltage waveform's maximum distortion over the full load,
full power factor and full input voltage range is equal or better
than 7.8 percent and thus lower than the specified 10'percent total
Harmonic Distortion.
d. The inverter can easily handle power factors beyond those specified
at +0.7.
e. The overall maximum efficiency of the breadboard inverter is 85.3
percent. This value is less than the specified 88 percent. One has,
however, to keep in mind that due to the reduced output voltage the
output copper losses are 20 percent higher than at normal output
voltage and that no optimization was undertaken.
f. The breadboard was tested at room temperature only and not over the
specified temperature range of 0°  to 75°C.
g. The transient response was not further investigated as the circuit
still has points of instability.
h. The voltage phase lock against line-load-and power-factor changes
was equal to or better than 1 degree.
i. The operating frequency of the inverter was 2460 +3 Hz. Even though
the inverter was not tested over the specified temperature range no
problems are expected in meeting the specified tolerance of
2400 ± 5% Hz.
NOTE: Due to the non-availability of sufficient inductance values
no test data were taken at 200 VA and a lagging power factor of 0.7.
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6.2 CONCLUSIONS FROM TEST RESULTS
The breadboard tests have proven that the current-fed inverter with phase-
correcting loop for the base-drive of the main switches can meet all require-
ments for a successful three-phase system and maintain it even though any one
phase might fail.
It is important to mention however that the breadboard had not been synchro-
nized to a common clock with three-phase signals. This breadboard was free-
running with its ramp-generator. As the ramp generator is easily synchro-
nized in frequency but not uniquely in a fixed phase relation due to the
count-down required in the present design, it is recommended that the front
end be substituted with the following or a similar circuit. The proposed
circuit diagram is shown in figure 6-1.
One of each three-phase clock pulses toggles the reference J-K flip-flop and
simultaneously triggers the one shot. With no V 1 signal the one shot
delays its J-K flip-flop by 90 degrees. Its output is integrated and forms
the triangular waveshape which after inversion is in phase with the reference
phase.
Applying a control signal of positive or negative polarity shortens or
lengthens the output pulse of the one-shot such that the following J-K
delivers a square wave which can be shifted +80 degrees.
The advantage of this circuit is that it not only avoids the comparators Z9A
and Z9B and also the ramp generator Z6A and Z6B but also eliminates the
"jitter" caused by fast comparators.
The control signal to the "one-shot" is generated by the phase detection
circuit.
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SECTION 7
RECOMMENDATIONS
The following recommendations are made:
1. Design, build and demonstrate phase synchronization between a
digital input reference signal and the sinusoidal output voltage.
2. Design and build the power stage with capacitor C across output as
shown in figure 4-1.
3. Optimize and stabilize the breadboard.
4. Convert the breadboard into a chassis with plug-in boards.
5. Equip the single phase inverter with short-circuit protection.
6. Design the single phase inverter to run without auxiliary voltage
sources.
7. Build two more single phase inverters.
8. Develop a full three-phase system.
9. Test the three-phase system with any one of the three phases
failing.
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^ SECTION 8
I
PROBLEM AREAS
During the study several problem areas were encountered. Below these problem
areas are discussed.
/
a. Sensitivity of comparators:
The breadboard uses comparators with high gain and a fast slewing
rate. Due to these inherent characteristics these comparators have
a tendency to pass through an area of undetermined output state and
it shows up as a jittering of the output voltage between low and
~ high whenever a DC level is compared with a relative slow ramp wave-
I shape. This is the case in our application.
. A detailed description of this phenomenon is presented in Texas
i Instruments' book, "Linear and Interface Circuits Application 1974,"
under the section, "Comparators," page 103 to 111.
i
A solution to this and the following problem was found in the use of
a "correct phasing assurance circuit." This circuit is discussed
in paragraph 5.7.
i
b. Phase Flipping Sensitivity of the J-K Flip-Flops:
The above tendency of the comparators to cause a "jitter" has a
severe impact on the following J-K flip-flops and causes unpredictable
triggering. As a result a phase-flipping of 180 occurs randomly.
The solution to this and the above problem was found in the use of
the "correct phasing assurance circuit."
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c. Failure and Non-Performance of the Motorola MC4044 Phase Detector:
The initial design of the phase detector circuit (see paragraph 5.6)
used the Motorola Phase-Frequency detector MC4044 which in one dual-
in-line package'" contains two digital phase detectors, a charge pump
\
and an amplifier. Phase detector 1 is intended for use in systems
requiring zero frequency and phase difference at lock." A strictly
functional truth table is not available as it does not show all pos-
sible modes of operation. The "truth table" is useful for DC testing
only.
After a thorough discussion with a Motorola applications engineer, we
were convinced we were using the best suitable component.
In-depth testing of the unit in our circuit however disclosed that
Motorola was not aware of some shortcomings in their unit and that
the unit could not operate in our intended application. This fact
was eventually confirmed by two Phoenix based Motorola specialists
for this device and their admittance of not being aware of this
shortcoming made us lose considerable development time and cost.
Our own design was then incorporated and though it required more
components it did work very satisfactorily (see paragraph 5.6)
d. Current Spikes During the Non-Conducting Time of the Main Switches:
The main switches in the Inverter Power stage are Solitron 96SV107.
At the operating collector current values the saturated current gain
is greater than 15 and the transistor has high speed switching char-
acteristics. These characteristics in combination with the self-
regenerative base drive make the off-transistor sensitive to stray
signals. In our breadboard the off-transistor was momentarily
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turned on whenever the on-transistor was turned off. The resulting
collector current spikes during the off time of the main transistor
was unacceptable because of additional stress levels and increased
losses.
The problem was solved through the use of the "Active Off-Bias
Circuit." (See paragraph 5.1)
e. Limitations of Another Phase Shift Approach Where the Apex of a
Triangular Waveshape was Shifted Only:
With the advent of 1C function generators it was attempted to use
one of these devices to generate a triangular waveshape and at con-
stant amplitude and frequency shift its apex through the application'
of a DC signal derived from the phase detector. Using a comparator
and comparing a variable DC level with the triangular waveshape
yields the desired pulsewidth modulation. As the attached figure
8-1 shows pulsewidth modulation (a = b) is independent from moving
the apex from point 1 to point 2.
Figure 8-1 also illustrates that whereas the apex can be shifted
+90 any pulsewidth generated at a point lower than the apex can be
shifted to a lesser degree. At a pulsewidth of 180 (DC level at 0)
shifting of the apex no longer causes a shifting of the pulse
location.
In the current-fed inverter pulse-shifting is required whenever a
power factor is encountered. The question therefore arose: Does
the narrowing of the pulsewidth as required by a power factor al-
ways keep the pulsewidth narrow enough so that enough room remains
for pulse-shifting?
8-3
-JDC /eve!
Pulse-width and phaseshift control through moving of apex of a
triangular waveshape.
Figure 8-1,
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A theoretical investigation revealed that this circuit would meet
the requirements for a power factor of +0.7 as long as the turns
ratio on the feed-choke n~ = n was equal to or greater than 5:1.
This latter requirement however would force the inverter to always
operate with narrow pulses, causing high switching currents, high
RMS currents and low efficiency.
For these reasons this approach was therefore abandoned.
Successful operation was achieved with the circuit as described
under paragraph 5-3.
All of the above problem areas were resolved during the breadboard
study.
The following problems however remain unresolved due to limited
time and funding and closing out of the program.
f. Stability Problems Under Certain Line, Load and/or Power Factor
Conditions:
The incomplete test results indicated that the most severe stability
problems occur under full load, capacitive power factors of 0.7 and
high input voltage.
A full investigation into the stability problem is required.
g. Lack of Inductors:
The lack of suitable inductance values prevented measurements of
fully rated inductive loading.
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h. Low Output Voltage and Low Efficiency:
The magnetic components in the breadboard power stage use parts
which out of necessity had to be available immediately and served
well to prove the feasibility of this approach.
A redesign .and optimization however is necessary to achieve the
correct output voltage of 50V AC and .improve the efficiency.
i. The Ability of the Single Phase Inverter to be Synchronized to an
External Clock Signal was not Damonstrated:
This ability is one of the major requirements to assure not only
single phase but also three phase operation, where any one phase
may fail.
One solution to this problem is proposed in section 6-2.
8-6
SECTION 9
NEW TECHNOLOGY
1. Phase-lock technique for a current-fed inverter.
2. Phase detection and control circuit.
3. Correct phasing assurance circuit.
A. Three-phase adaptable front end.
5. Full wave perfect rectifier.
6. One hundred-eighty degrees clamp circuit.
x-
7. Active off-bias circuit.
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APPENDIX
1. THE CURRENT-FED INVERTER
2. DESIGN DATA FOR INDUCTOR-TRANSFORMER TI,'
FEED-CHOKE L AND CAPACITOR C
3. DERIVATION OF EQUATION FOR MINIMUM
INDUCTANCE
4. WINDING INFORMATION FOR BREADBOARD
INDUCTOR-TRANSFORMER TI AND FEED-CHOXE L
Reprinted from
May 24, 25, 26, 1966
Session on Power Conditioning
A NEW APPROACH AND A COMPARISON WITH THE VOLTAGE FED INVERTER
• • Siegfried J . Lindena . . .
ITT-lndustrial Products Division . •:• .
Static inverters are generally defined as devices that con-
vert DC electrical power into AC electrical power and that
contain no moving parts. Most of the circuits used today were
developed about 30 years ago at which time low voltage in-
version was impractical due to high forward drops in the
available switches (Thyratrons, Electron Tubes, Mercury Rec-
tifiers). With the advent of semiconductor switches, however,
interest in inverters was drastically revived.
In most of today's inverter circuits an approach is used
which I call the "Voltage-Fed Inverter." A power source is
u
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CIRCUIT
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LOAD
Figure 1. Basic Voltage-Fed Inverter Circuit.
connected through a pair of switches into the ends of a cen-
tertapped transformer, as shown in Figure 1.
. We can now define the Voltage-Fed Inverter as follows:
"A Voltage-Fed Inverter is any inverter in which the de-
sign of the circuit connects the DC voltage through the
switches, directly to the primary of the transformer."
This means, that when SI is closed, the full DC source
voltage (minus switch losses) will appear across the A-B
primary of the transformer Tl, and conversely when S2 is
closed, the full source voltage will appear across the B-C
primary. In this case, as in any other Voltage-Fed Inverter,
the voltage impressed on the transformer during the time one
switch connects the DC source to the transformer, is equal to
the DC source voltage (switch losses neglected). This fits the
definition for the Voltage-Fed Inverter: 'The DC source vol-
tage is impressed into the transformer."
The Effect of Power Factor
To simplify considerations let us consider the inverter as
' A-l
shown in Figure 1. Switches SI and S2 are opening and closing
alternately and the resulting voltage waveform is a square-
wave. Under a pure resistive load, voltage and current wave-
form are in phase (Figure 2). Under purely inductive load,
however, the current waveshape becomes triangular and is
shifted 90 degrees.
ON TIME OF SWITC
SI
VOLTAGE
HES
52 SI 52 51
TIME
I
RESISTIVE LOAD
CURRENT
INDUCTIVE LOAD
CURRENT ./
\ XV /
CAPACITIVE LOAD
CURRENT!r
Figure 2. Voltage and Current Waveforms for Resistive, Inductive,
and Capacitive Loads.
As the voltage waveshape is faced with relation to the
switching sequence, the current-wave-shape must phase-shift
with respect to the switching sequence in order to accommo-
date power factor loads, thus establishing another characteris-
tics common to all Voltage-Fed Inverters. Inspecting the in-
ductive current waveshape Figure 2 also reveals, that during
the time period that Switch SI is closed, the inductive current
flows both negative and positive. All of our semiconductor
switches, however, are unidirectional in current flow and can-
not handle negative currents as required by power factor loads.
This causes the conducting time of the switches to be con-
siderably shorter than the on-time. In order to deliver the
same VA, peak values and RMS values of current must in-
crease rapidly. Poor utilization of switches and necessary over-
design of transformer windings, therefore, are another char-
acteristic of a Voltage-Fed Inverter.
Because the negative current required by inductive load,
cannot be carried by semiconductor switches, it is necessary
to establish another path. Two approaches are commonly used.
The first one utilizes the more efficient approach of feeding
the inductive energy through diodes back into the DC source,
whereas the second approach, commonly used in low power
applications, destroys the stored inductive energy in "De-Spik-
ing Networks," RC combinations or plain dummy load resis-
tors. It is interesting to note that the energy-feedback period
is not regulated by any control loop.
Figure 2 also shows the current-waveshape under purely
capacitive load conditions. The conduction time of the switches
is now much shorter than the on-time. Very poor utilization
of switches, increased RMS currents and necessary overdesign
of transformer windings are the characteristics of a Voltage-
Fed Inverter under capacitive loads.
Regulation and Filtering
•The simple square-wave inverter used as illustrative ex-
ample in Figure 1 is not always typical of the Voltage-Fed
Inverters that are often seen in use. Some of the Voltage-Fed
. Inverters become more complex and utilize step-function
three phase circuitry or other innovations that make them
look different. It should be remembered that the definition
of a Voltage-Fed Inverter is: "Any inverter in which the DC
voltage source is connected through the switches directly to
the primary of the transformer."
Because all basic characteristics explained for the sample
square-wave inverter hold true for any Voltage-Fed Inverter,
let us continue our consideration of the square-wave inverter,
example in Figure 1.
One of the most effective methods of regulation is pulse-
width-modulation. With- increasing output voltage the on-
time of the switches is reduced and the impressed voltage on
the transformer becomes a semi-square wave. We are, there-
fore, looking at a voltage pulse-width-modulation (Figure 3).
ZERO VOLTAGE
DWELL TIME ,
TIME
' .^Figure-3. Pulse-Width Modulation in a Voltage Wave-Shape.
Regulation can be achieved by this means, however, there
are some drawbacks. Any transformer operating from AC
voltages with no zero-voltage dwell time changes its flux den-
sity level from a negative to a positive maximum and traverses
the BH loop during the positive half-wave from point 1
through point 2 to. point 3 and during the negative half-wave
from point 3 through point.4 back to point 1. .
Operating from a semi-square. wave with its zero-voltage
Figure 4. B-H Loop Pattern.
.. A-2
dwell time, and with the same avetage voltage, the BH loop
pattern changes although the integral of the voltage K/EDT
stays the same (therefore, AB remains the same). Let us
assume that when we apply the positive half of the semi-
square wave, the BH loop starts at point 1. At the end of
the positive half-wave, the flux density is at point 3. During
the zero-voltage dwell time, the core resets through 4 to 4'.
The negative half-wave which follows requires the same AB.
This forces the core into saturation at point 5. This is one
of the reasons why voltage-pulse-width-modulation in the
Voltage-Fed Inverter is seldom used. It forces the designer to
a lower useful flux density, and increases weight.
Another problem is also created by the semi-square wave,
generated by voltage pulse-width-modulation. It becomes ap-
parent when we consider filtering the output of the trans-
former to generate a sine wave.
SWITCHING
DRIVE
CIRCUIT
DC
SOURCE LOAD
Figure 5. Basic Voltage-Fed Inverter with Filters.
During the dwell-time of the semi-square wave, only the
magnetizing current of the transformer can flow. This inter-
rupts proper filter operation. Larger filters are required to over-
come this drawback. This is another reason for avoiding the
use of voltage pulse-width-modulation in Voltage-Fed In-
verters. A short summary lists the characteristics of typical
Voltage-Fed Inverters:
1. Voltage held fixed (in phase) relative to the switch
on-time.
2. Under power factor condition:
current is shifting with respect to switch on-time;
negative current cannot be carried by switches;
conduction time shorter than on-time of switches;
peak and RMS current increased, and poor utili-
zation of switches and transformer.
3. Voltage pulse-width-modulation:
lowers useful flux density of transformers, and
decreases efficiency of filters.
The Current-Fed Inverter
A schematic presentation of the current-fed inverter is
illustrated in Figure 6.
For purposes of our discussion, let us assume that In-
ductor LI, commonly called the feed-choke, is an inductance
of sufficient value to maintain a constant current flow through
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the circuit under all conditions. The current flow, once estab-
lished,1 tends to resist any change in current level and, there-
fore, different from the Voltage-Fed Inverter, the current
through the switches and through the primary of the Trans-
former Tl is maintained as a square-wave of constant value
no matter how the source voltage varies, no matter what the
load and no matter what the power factor. Conduction time
is always equal on-time of the switches.
If we feed a square-wave of current into a transformer
with a resistive load on the secondary, we get a square-wave
as output voltage. If the load, however, consists of capacitors
only, the output voltage waveshape is triangular and shifted
90° with respect to the on-time of the switches and to square-
wave of the current into the transformer. This illustrates one
very important characteristic of the current-fed inverter: the
current-waveshape from the source is always in phase wjth
the on-time of the switches and the voltage of the transformer
is phase-shifting with reference to the on-time of the switches,
whenever a power factor is encountered.
It becomes obvious, that so far, the output voltage wave-
shape is influenced by the load and its power factor. (In the
Voltage-Fed Inverter, the current waveshape from the DC
source'was influenced by the load and its power-factor) A
simple addition to the circuit in Figure 6, however, changes
this situation drastically. In Figure 7, a parallel resonant cir-
cuit, tuned to the natural frequency of the inverter, has been
added across the secondary.
Figure 6. Basic Current-Fed Inverter Circuit.
Figure 7. Current-Fed Inverter Circuit with Parallel Resonant Out-
put Circuit.
With proper design the output voltage now is always a
sine wave. This is accomplished by the parallel resonant cir-
cuit acting as a flywheel and waveshaping circuit, and by the
feed-choke isolating the pulsing DC voltage from the sine
wave across the primary of the transformer. Under no-load
condition, only the losses need to be restored in the parallel
resonant circuit. Any degree of sine wave purity can be
achieved. It can also carry any power factor from zero leading
to zero lagging without preloading.
Because the current waveshape is fixed, the voltage is
phase-shifting and this causes the' blocking voltage across the
switches to become positive and negative. A silicon controlled
rectifier can block these voltages, and a transistor switch can
be aided by a series diode, in blocking the reverse voltages.
Regulation and Short-Circuit Protection
With the Feed-choke Ll connected as shown in Figure 6
and Figure 7, pulse-width-modulation of the current flow is
impossible; the feed-choke would resist any interruption of
current and destroy the switches. All that is needed to pre-
vent the feed-choke from spiking is a method of maintaining
A-3
the proper current flow, or more precisely maintaining ampere-
turns. This can readily be accomplished by adding a secondary
winding to the feed-choke and connecting it, with proper
polarity, through a diode to the DC source (Figure 8).
Figure 3. Current-Fed Inverter Circuit with Split Feed Choke.
Whenever both switches are open, the secondary of the
feed-choke feeds stored energy back into the DC source, thus
preventing any spiking.
Current pulse-width-modulation can now be used to con-
trol the output voltage of the inverter. The output voltage
stays sinusoidal during the dwell time of the energizing cur-
rent pulses. The parallel resonant circuit acts like a flywheel
and maintains the sine wave of the output voltage. With cur-
rent pulse-width-modulation, the output voltage can be regu-
lated down to zero, at which point, the conduction time of
the switches is not zero, but approximately 60° electrical. The
firing angle at which the output voltage becomes zero, is con-
trolled by the turns radio of the feed-choke. This characteristic
of the current-fed inverter can be used in overload and short-
circuit protection. It explains why the current-fed inverter
is not shut-off, but is still operating when it encounters short-
circuits.
Electro-Magnetic Interference and Audible Noise
Electro-magnetic interference is mostly generated by cur-
rent spikes. Because the feed-choke does not generate spikes
and the transformer with the parallel resonant circuit does
not generate spikes, it is understandable that the current-fed
inverter is not a generator of electro-magnetic interference.
The current-fed inverter circuit also becomes less of a
problem from the viewpoint of audible noise. Most audible
noise is created in the magnetics by, magnetic flux forces,
driven by the current waveshapes. The force waveshapes cre-
ated in rhe magnetics of the Voltage-Fed Inverter contain a
large percentage of higher harmonics, that results in a higher
Jevel of audible noise with a broad spectrum of frequencies.
The current-fed inverter, with its nearly sinusoidal wave-
shapes, therefore, creates less audible noise. We can now sum-
marize the characteristics of the current-fed inverter:
1. The energizing current is held fixed (in phase) rela-
tive to the switch on-time.
2. Under power factor conditions:
the transformer voltage is shifting with respect to
the switch on-time;
negative voltage can be blocked by the switches;
conduction time is always the same as rhe switch
on-time; and during the on-time, the current is
constant through the switches, and is not affected
by load.
3. Best possible utilization of switches and transformer
winding.
4. Output voltage waveshape is sinusoidal.
5. Current pulse-width-modulation very efficient for reg-
ulation.
6. Inherenr short-circuit protecrion.
7. Can handle any power factor without preloading.
8. Complexity of circuit less than in a Voltage-Fed In-
verter. A typical three phase Voltage-Fed Inverter has
500 components whereas the three phase current-fed
inverter of same capabilities has 140 components.
Conclusion
In the inverter discussion contained in this paper, I do
not intend to imply in any manner, that the current-fed in-
verters are the "cure-alT for rhe problems that have plagued
the development of the static inverter. The current-fed in-
verter has, however, overcome some of the major problems
encountered in the voltage-fed inverters, such as power-factor
handling, radiated and conducted EMI, audible noise, and
complexity.
Acknowledgement is made to Mr. Robert Ferraez, Manager of
Special Products, ITT Industrial Products Division, for his as-
sistance in the preparation of this paper.
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DESIGN DATA FOR INDUCTOR-TRANSFORMER, TI,
FEEDCHOKE L AND CAPACITOR C
During the design-construction period it was of utmost importance to avoid
delivery times and nonproductive high labor costs. After the initial design
of the magnetic components and the capacitor value of the power stage as per
schematic figure 4-1 it became immediately clear /that the desired magnetic
cores and the capacitor C had long delivery times. To avoid any delay it
Was therefore decided to use those magnetic cores which were available and
were reasonably close to the desired values. For the capacitor C only 2jj,F
values were available. To meet the required capacitive VAR rating the capa-
citors were therefore connected across a step-up winding as shown in fig-
ure 5-1-. Furthermore the capacitors were split and connected across primary
and secondary winding. This latter approach was taken to suppress any poten-
tial voltage spikes across the primary winding.
For reasons of expediency the actual power stage differs from the one shown
in figure 4-1. It is however intended and recommended to use during the
optimization of the design the circuit approach as shown in figure 4-1. For
this design approach the following calculated "values are presented.
For the design of the inductor-transformer TI and the feed-choke L with a
turns ratio of n :n. = 1:2 the highest RMS values and the highest peak
current values occur at a power factor of cos cp = 0.7 and at the highest
input voltage of E = 50V DC. The regulated AC voltage across one half of
the primary of TI is assumed to be e... = 25V AC.
Inspection of figure 4.3 yields a firing angle a = 47.1 at a power factor
e!2 S~~\of cos cp = 0.7 and a ratio of = 0.5. Equation !-2)then yields the
E —^peak DC current
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_ W _ = _ 140. 77 _
2 <e> cos a cos cp 2 JT"1 25 x 0.68 x 0.712
I = 13.05 A
a = 47.1 = 0.82 radians
-*! X2 = '> ' = 6.38 Ampere
The resonance capacitor C can be calculated per equation
1TG S
c = -- Where R , = -_ = =res cw Rn , load . P 200load . mm maxmm
C = 10.61 uFres
and
i = e cuC = 50-2-77-2400 x 10.61 x 10"6 = 8.00 Amp,c out
P 200 nni = — = — — - = 4.00 Amp.out e 50 v
The RMS current on the secondary of TI is (worst case)
= 82 + 42 + 2-8-4-0.71 = 11.20 Amp
RMS45 ^
The VAp rating of inductor-transformer Tl is then
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8
A« MS,VAR " = 2 X 25 X 6'38 * 5°TI
VARMST]. * 879VARMS
The inductance of the secondary winding is
L
45 U)2C (277 2400)2 x 10.61 x 10~6res
= 414.5
2 -9The actual inductance of the output winding n , is 52 x 146 x 10
= 395 |j,H and slightly less than the calculated value of 414.5 piH.
(
The inductor transformer TI has a step-up winding for the secondary capacitor
and half of the resonance capacitance connected across the primary in order
to achieve the required VAs of the capacitor. This however does not effect
the required inductance of the output winding as long as the total reflected
capacitance amounts to the calculated value of C = 10.61 p,F. In the
JTG S
case of the breadboard capacitance the reflected value is:
"13 n47C — n LJ i r> ^ 't- ~ v> T \j ~~~~ref- prim n_., sec nr,I DO 3D
- 2X10'6 + 2 x l O - 6 - lo.93.rf
This value is also very close to the original calculated value of
= 10.61 u*.
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NOTE:
As the present breadboard model was not built in accordance with figure 4-1
it is not an optimized design and the output ripple voltage is considerably
higher than it would be if the output capacitor was connected directly
across the output terminal. At the time of the design only two capacitors
of 2 p,F each were available without delay. To achieve twice the VAR rating
(400 VAR) as the maximum power rating of 200W one capacitor was connected
across the full primary winding and 50 VAC and the second capacitor was
connected across a stepped-up voltage of 106 volts on the secondary winding
of TI. Thus the total VAR of the capacitor was:
9 f\ 7
VAR , = 50 x 2 x 77 x 2400 x 2 x 10" + 106 x 2 x 77 x 2400 x 2 x 10total
= 414
The actual total VA_ rating of the breadboard inductor-transformer TI is
then:
9 — f\
Secondary: 56 x 2 x 77 x 2400 x 2 x 10~
+ 50 xj 82 + 1.512 + 8 x 1.51 x 0.71
Primary: x Ji 2 +
x J 6.332 4-
i2 1c
1.51250  + 51 = 327.8
Total VA of TI = 854
As this figure indicates there is only a small difference in the
rating of TI if one compares the required VA^ of the intended design
(879 VA ) with the breadboard rating of TI (854
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The feed-choke L was selected to have a turn ratio of n :n_ = 1:2.
The inductance of the primary winding is. designed so that it can maintain
an uninterrupted current flow at 15 percent of the maximum load. At an AC
voltage of e = 25 volts across one half of the primary winding ofAC*
inductor-transformer TI the minimum required primary inductance of L at a
maximum load resistor of
6AC 252
R12 = OT1 = 0 15 x 200 = 2°'8n 1S accordin§ to equationmax max
0.06R
max 0.06 x 20.8 r~\
min f 2400 LHJ
L = 520nun
The actual value of the breadboard inductance is 536 p,H.
At a peak current of I = 13.05 Amp and a = 47.1°  = 0.822 radians .the
worst case RMS current values are:
Primary Current:
77 - 23. I nc | 77 -2 x 0.822 ' 0 .. .= 13 05 ' = 9.01 Amperes
. 7 7 S i 7 7
n!2
Secondary Current:
"34
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In conversion circuits which utilize an inductor as either a filter element
or as an energy storage component it is generally desired to maintain an
uninterrupted DC current at some specified minimum DC current I or at anan
maximum specified load resistor R . This condition is met if the minimummax
inductance L . allows one half of the peak to peak value AI of the ripplemm rr
current to become equal to the minimum DC current Imm
I . = 7 AImm 2
The minimum DC current I . is a function of the rectified AC voltaee Emm av
and the maximum load resistor Rmax
1-2A /
Imm
Figure A.shows a half cycle of a rectified AC voltage waveshape, where
the average DC voltage E and the positive volt-seconds edt of the ripple
voltage is shown as shaded area. It is this edt which causes the peak to
peak ripple current AI in accordance with the following equation
edt
Combining equations (-1AJ , (~2A) and (~3A) yields the equation which
allows us to calculate the minimum inductance L as a function of maximum
load resistance R and carrier frequency f in Hertz Hz]max "- •*
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o t T
One half cycle of a rectified AC voltage
Figure A.
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av _ !_ edt
R 2 L .max rain
Lrain 2 E maxav
Inspection of figure 4-4 reveals that the expression - can be expressed
£iav
sin cut dt - E (t_"t av V 2
edt =
Eav
~ r2e J sin cut dt
tl tE \2av - o
- r2e -J sin cut dt
tl
e_ (2 sin cut dt
T
2 0
x\ x -
J?— (cos tut - cos cut,
to V l
el
7T
- } -02-O
-5A XX
edt _ 27T
E A.av e 2
7T
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A comparison with the second equation in this derivation yields
av if
Further inspection of figure 4-4 reveals that due to symmetry
I
4 '2 4
and hence
i-7 A T
I - 2 t l
Furthermore at the time t the value of the sine wave e = e sin out is
equal to Eav
e sin cut.. = E =1 av TT
sin tut. 2IT
-1
tut, = sin t —
cos cut, i 4_1 " 2
In combination with equation i-7A )
cos cot- = cos O)Of - 0
T Tcos U) -r1 cos U)t1 + sxn u) •_- sin tut.
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COS U)t_ = - COS U)t..
Therefore
cos out - cos cut_ = 2 -cos cut1
(^viz? cos U)t1 - cos (Dt^ = 2
'\
1 4 ' • 277
According to equation
where u> — = 77
77 -2 sin \T7
2 " 1 u)
Inserting equations r^^A) anc^
edt
Eav
into equation (-5A ) yields:
/ss-j: ,
2TT
c 2
V
1 4 '277 IT -2 sin
e 2
77
O)
where T = - and CD= 2-nf
7T -2 sin
27T
A-14
= - 0.105256831
av
Inserting (-14A into equation j[-4A } yields the desired information for the
\LS \_ydesign information for the minimum inductance
V~15A'' 0.0526 R
L . . —-ESSmm f
Adding a 15 percent safety margin yields the commonly used equation
0.06 R, max n _ / ioL . = ; see (-13 ) on page 4-13.mxn f
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